This job is closed
Senior Digital Design Engineer
Leidos
Saint Petersburg, FLClosed
It may have expired or been removed. Explore similar jobs below or start a new search.
Similar jobs
USB
I2C
Verilog
Firmware
Debugging
Scripting
Visionary
Leadership
Automation
Mentorship
Innovation
Simulations
PCI Express
Shell Script
Digital Logic
Code Coverage
Digital Design
Version Control
Problem Solving
Customer Service
Embedded Systems
Systems Integration
Design Verification
Computer Engineering
Willingness To Learn
Design Specifications
Computer Architecture
Electrical Engineering
Technical Documentation
Register-Transfer Level
C (Programming Language)
Engineering Design Process
Tcl (Programming Language)
C++ (Programming Language)
Verbal Communication Skills
Perl (Programming Language)
Serial Peripheral Interface
Git (Version Control System)
Electronic Design Automation
Very-Large-Scale Integration
Python (Programming Language)
Object-Oriented Programming (OOP)
Hardware Description Language (HDL)
Field-Programmable Gate Array (FPGA)
Application Specific Integrated Circuits
VHSIC Hardware Description Language (VHDL)
Universal Asynchronous Receiver/Transmitter
SystemVerilog (Direct Programming Interface)
At least 3 years
$110,000 - $185,000 / yr
Posted yesterday
MATLAB
Vivado
Verilog
Debugging
Visionary
Leadership
Management
Mentorship
Innovation
Algorithms
Subsystems
Simulations
Communication
Circuit Design
Digital Design
State Machines
Version Control
Team Leadership
Embedded Systems
Secret Clearance
Image Generation
Technical Issues
Talent Pipelining
Schematic Capture
Electronic Warfare
Digital Electronics
Computer Engineering
Technical Leadership
Finite State Machine
Electrical Engineering
Static Timing Analysis
New Product Development
Configuration Management
Digital Signal Processing
Engineering Design Process
Electronic Design Automation
Security Requirements Analysis
Milestones (Project Management)
Hardware Description Language (HDL)
Field-Programmable Gate Array (FPGA)
VHSIC Hardware Description Language (VHDL)
At least 12 years
$166,400 - $260,000 / yr
Posted 8 days ago
MATLAB
Vivado
Verilog
Visionary
Leadership
Management
Mentorship
Innovation
Creativity
Algorithms
Subsystems
Reliability
Simulations
Adaptability
Communication
Circuit Design
Digital Design
State Machines
Version Control
Problem Solving
Team Leadership
Embedded Systems
Secret Clearance
Image Generation
Talent Pipelining
Schematic Capture
Project Management
Security Clearance
Electronic Warfare
Digital Electronics
Computer Engineering
Technical Leadership
Design Specifications
Electrical Engineering
Software Documentation
Static Timing Analysis
New Product Development
Software Technical Review
Digital Signal Processing
Engineering Design Process
Troubleshooting (Problem Solving)
Hardware Description Language (HDL)
Field-Programmable Gate Array (FPGA)
VHSIC Hardware Description Language (VHDL)
At least 12 years
$166,400 - $260,000 / yr
Posted 14 days ago
MATLAB
Vivado
Verilog
Debugging
Visionary
Leadership
Management
Mentorship
Innovation
Algorithms
Subsystems
Simulations
Communication
Circuit Design
Digital Design
State Machines
Version Control
Team Leadership
Embedded Systems
Secret Clearance
Image Generation
Technical Issues
Talent Pipelining
Schematic Capture
Electronic Warfare
Digital Electronics
Computer Engineering
Technical Leadership
Finite State Machine
Electrical Engineering
Static Timing Analysis
New Product Development
Configuration Management
Digital Signal Processing
Engineering Design Process
Electronic Design Automation
Security Requirements Analysis
Milestones (Project Management)
Hardware Description Language (HDL)
Field-Programmable Gate Array (FPGA)
VHSIC Hardware Description Language (VHDL)
At least 12 years
$166,400 - $260,000 / yr
Posted 9 days ago